

Form PTO- 1449	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY. DKT. NO. TAM-103	10/531287
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use several sheets if necessary)		APPLICANT	
		T. TANIMOTO, et al.	·
		FILING DATE	GROUP
		April 14, 2005	

## U.S. PATENT DOCUMENTS

Exa Init	miner ial	Document Number	Date	Name	Class	Subclass	Filing Date
SP	AA	6,578,187	6/2003	YASUDA			
	AB						
	AC						
	AD						
	AE						†
	AF						
	AG			1			<del>                                     </del>
	AH						
一	AI					<del></del>	
	AJ						<u> </u>
$\neg$	AK			_		<del>                                     </del>	1
	AL					1	†

## FOREIGN PATENT DOCUMENTS

Examiner Initial		Document Number	Date	Country	Class	Subclass	Abstract	
							Yes	No
SP	AM	10-149382	6/1998	JP			X	
SP	AN	2001-117855	4/2001				X	
	AO				Ì			
	AP						·	
	AQ				1			
	AR					1		
	AS				1			
	AT					1		

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

	AP	C-Dased Synthesis Experiences With	a Benavior Synthesizer, "Cyber" wakabayashi, et al.	-) nº	
SP	AR	Cycle-accurate RTL Modeling with 2004.	Multi-Cycled and Pipelined Components, July 22,	jaaj	
SP	AS	HY-C LRM 1.2 Rev 1.1, Nov. 7, 2004	4		
	AT	Kazutoshi Wakabayashi et al., "Den	soyo LSI o Dosa"		
a	AU	Gosei de Kaihatsu, Kino Sekkei no K	(ikan ga 1/10 ni Tanshuku", Nikkei Electronics, Nikkei lary , 1996 (12.02.96), No. 6555, pages 147-169	-/ ^	
	AV	AV Kurokawa, H. et al., "C++ Based System Simulator for Pre-Verification of System-o			
		Chip Devices", NEC Research & Development, 07 December, 2000 (07.12.00), Vol. 41, No.3, pages 258-263			
Examin	ier	/Suchin Parihar/	Date Considered 09/14/2006		